Circuit Design for Digital Random Bit Synchronization
Vol. 19, No. 5, pp. 787-795, May 1994
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
오현서, 박상영, 백창현, 이홍섭, "Circuit Design for Digital Random Bit Synchronization," The Journal of Korean Institute of Communications and Information Sciences, vol. 19, no. 5, pp. 787-795, 1994. DOI: .
[ACM Style]
오현서, 박상영, 백창현, and 이홍섭. 1994. Circuit Design for Digital Random Bit Synchronization. The Journal of Korean Institute of Communications and Information Sciences, 19, 5, (1994), 787-795. DOI: .
[KICS Style]
오현서, 박상영, 백창현, 이홍섭, "Circuit Design for Digital Random Bit Synchronization," The Journal of Korean Institute of Communications and Information Sciences, vol. 19, no. 5, pp. 787-795, 5. 1994.
pISSN : 1226 - 4717
eISSN : 2287 - 3880