Low Latency VLSI Architectures for Fast Hadamard Transform
Vol. 20, No. 10, pp. 2846-2859, Oct. 1995
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
현진일, 이훈복, 차진종, 김재석, 김경수, "Low Latency VLSI Architectures for Fast Hadamard Transform," The Journal of Korean Institute of Communications and Information Sciences, vol. 20, no. 10, pp. 2846-2859, 1995. DOI: .
[ACM Style]
현진일, 이훈복, 차진종, 김재석, and 김경수. 1995. Low Latency VLSI Architectures for Fast Hadamard Transform. The Journal of Korean Institute of Communications and Information Sciences, 20, 10, (1995), 2846-2859. DOI: .
[KICS Style]
현진일, 이훈복, 차진종, 김재석, 김경수, "Low Latency VLSI Architectures for Fast Hadamard Transform," The Journal of Korean Institute of Communications and Information Sciences, vol. 20, no. 10, pp. 2846-2859, 10. 1995.
pISSN : 1226 - 4717
eISSN : 2287 - 3880