Design of architecture for the High Speed Encryption Chip of Improved DES
Vol. 24, No. 3, pp. 412-420, Mar. 1999
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
최광윤, 정일용, 한승조, "Design of architecture for the High Speed Encryption Chip of Improved DES," The Journal of Korean Institute of Communications and Information Sciences, vol. 24, no. 3, pp. 412-420, 1999. DOI: .
[ACM Style]
최광윤, 정일용, and 한승조. 1999. Design of architecture for the High Speed Encryption Chip of Improved DES. The Journal of Korean Institute of Communications and Information Sciences, 24, 3, (1999), 412-420. DOI: .
[KICS Style]
최광윤, 정일용, 한승조, "Design of architecture for the High Speed Encryption Chip of Improved DES," The Journal of Korean Institute of Communications and Information Sciences, vol. 24, no. 3, pp. 412-420, 3. 1999.
pISSN : 1226 - 4717
eISSN : 2287 - 3880