Design of Low-Power , High-Speed Current-Mode Pipelined CMOS ADC Using a New S/H
Vol. 24, No. 3, pp. 557-566, Mar. 1999
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
최경진, 이승우, 조성익, 신홍규, "Design of Low-Power , High-Speed Current-Mode Pipelined CMOS ADC Using a New S/H," The Journal of Korean Institute of Communications and Information Sciences, vol. 24, no. 3, pp. 557-566, 1999. DOI: .
[ACM Style]
최경진, 이승우, 조성익, and 신홍규. 1999. Design of Low-Power , High-Speed Current-Mode Pipelined CMOS ADC Using a New S/H. The Journal of Korean Institute of Communications and Information Sciences, 24, 3, (1999), 557-566. DOI: .
[KICS Style]
최경진, 이승우, 조성익, 신홍규, "Design of Low-Power , High-Speed Current-Mode Pipelined CMOS ADC Using a New S/H," The Journal of Korean Institute of Communications and Information Sciences, vol. 24, no. 3, pp. 557-566, 3. 1999.
pISSN : 1226 - 4717
eISSN : 2287 - 3880