The Performance of a Non-Decision Directed Clock Recovery Circuit for 256 QAM Demodulator
Vol. 25, No. 1, pp. 27-33, Jan. 2000
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
장일순, 조웅기, 정차근, 조경록, "The Performance of a Non-Decision Directed Clock Recovery Circuit for 256 QAM Demodulator," The Journal of Korean Institute of Communications and Information Sciences, vol. 25, no. 1, pp. 27-33, 2000. DOI: .
[ACM Style]
장일순, 조웅기, 정차근, and 조경록. 2000. The Performance of a Non-Decision Directed Clock Recovery Circuit for 256 QAM Demodulator. The Journal of Korean Institute of Communications and Information Sciences, 25, 1, (2000), 27-33. DOI: .
[KICS Style]
장일순, 조웅기, 정차근, 조경록, "The Performance of a Non-Decision Directed Clock Recovery Circuit for 256 QAM Demodulator," The Journal of Korean Institute of Communications and Information Sciences, vol. 25, no. 1, pp. 27-33, 1. 2000.
pISSN : 1226 - 4717
eISSN : 2287 - 3880