EIS Processor Architecture for Enhanced Instruction Processing
Vol. 25, No. 12, pp. 1967-1978, Dec. 2000
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
지승현, 전중남, 김석일, "EIS Processor Architecture for Enhanced Instruction Processing," The Journal of Korean Institute of Communications and Information Sciences, vol. 25, no. 12, pp. 1967-1978, 2000. DOI: .
[ACM Style]
지승현, 전중남, and 김석일. 2000. EIS Processor Architecture for Enhanced Instruction Processing. The Journal of Korean Institute of Communications and Information Sciences, 25, 12, (2000), 1967-1978. DOI: .
[KICS Style]
지승현, 전중남, 김석일, "EIS Processor Architecture for Enhanced Instruction Processing," The Journal of Korean Institute of Communications and Information Sciences, vol. 25, no. 12, pp. 1967-1978, 12. 2000.
pISSN : 1226 - 4717
eISSN : 2287 - 3880