A Hardware Allocation Algorithm for Optimal MUX-based FPGA Design
Vol. 26, No. 7, pp. 996-1005, Jul. 2001
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
인치호, "A Hardware Allocation Algorithm for Optimal MUX-based FPGA Design," The Journal of Korean Institute of Communications and Information Sciences, vol. 26, no. 7, pp. 996-1005, 2001. DOI: .
[ACM Style]
인치호. 2001. A Hardware Allocation Algorithm for Optimal MUX-based FPGA Design. The Journal of Korean Institute of Communications and Information Sciences, 26, 7, (2001), 996-1005. DOI: .
[KICS Style]
인치호, "A Hardware Allocation Algorithm for Optimal MUX-based FPGA Design," The Journal of Korean Institute of Communications and Information Sciences, vol. 26, no. 7, pp. 996-1005, 7. 2001.
pISSN : 1226 - 4717
eISSN : 2287 - 3880