VLSI implementation of a SOVA decoder for 3GPP complied turbo code using FPGA
Vol. 26, No. 8, pp. 1441-1449, Aug. 2001
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
김주민, 고태환, 정덕진, "VLSI implementation of a SOVA decoder for 3GPP complied turbo code using FPGA," The Journal of Korean Institute of Communications and Information Sciences, vol. 26, no. 8, pp. 1441-1449, 2001. DOI: .
[ACM Style]
김주민, 고태환, and 정덕진. 2001. VLSI implementation of a SOVA decoder for 3GPP complied turbo code using FPGA. The Journal of Korean Institute of Communications and Information Sciences, 26, 8, (2001), 1441-1449. DOI: .
[KICS Style]
김주민, 고태환, 정덕진, "VLSI implementation of a SOVA decoder for 3GPP complied turbo code using FPGA," The Journal of Korean Institute of Communications and Information Sciences, vol. 26, no. 8, pp. 1441-1449, 8. 2001.
pISSN : 1226 - 4717
eISSN : 2287 - 3880