FPGA Implementation of Real-time 2-D Wavelet Image Compressor 


Vol. 27,  No. 7, pp. 683-694, Jul.  2002


PDF
  Abstract

In this paper, a digital image compression codec using 2D DWT(Discrete Wavelet Transform) is designed using the FPGA technology for real time operation The implemented image compression codec using wavelet decomposition consists of a wavelet kernel pan for wavelet filtering process, a quantizer/huffman coder for quantization and huffman encoding of wavelet coefficients, a memory controller for interface with external memories, a input interface to process image pixels from A/D convener, a output interface for reconstructing huffman codes, which has irregular bit size, into 32-bit data having regular size data, a memory-kernel buffer to arrage data for real time process, a PCI interface part, and some modules for setting timing between each modules. Since the memory mapping method which converts read process of column-direction into read process of the row-direction is used, the read process in the vertical-direction wavelet decomposition is very efficiently processed. Global operation of wavelet codec is synchronized with the field signal of A/D convener. The global hardware process pipeline operation as the unit of field and each field and each field operation is classified as decomposition levels of wavelet transform. The implemented hardware used FPGA hardware resource of 11119(45 %) LAB and 28352(9%) ESB in FPGA device of APEX20KC EP20k600CB652-7 and mapped into one FPGA without additional external logic. Also it can process 33 frames(66 fields) per second, so real-time image compression is possible.

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

Y. Sel, W. Kim, J. Kim, D. kim, "FPGA Implementation of Real-time 2-D Wavelet Image Compressor," The Journal of Korean Institute of Communications and Information Sciences, vol. 27, no. 7, pp. 683-694, 2002. DOI: .

[ACM Style]

Young-Ho Sel, Wang-Hyun Kim, Jong-Hyeon Kim, and Dong-Wook kim. 2002. FPGA Implementation of Real-time 2-D Wavelet Image Compressor. The Journal of Korean Institute of Communications and Information Sciences, 27, 7, (2002), 683-694. DOI: .

[KICS Style]

Young-Ho Sel, Wang-Hyun Kim, Jong-Hyeon Kim, Dong-Wook kim, "FPGA Implementation of Real-time 2-D Wavelet Image Compressor," The Journal of Korean Institute of Communications and Information Sciences, vol. 27, no. 7, pp. 683-694, 7. 2002.

Search
(IN TITLE, AUTHOR, ABSTRACT,KEYWORDS)

Advanced Search ▼

POPULAR KEYWORDS
(TOP 10 KEYWORDS)

Recent Publications
(LAST 3 YEARS)






pISSN : 1226 - 4717
eISSN : 2287 - 3880