A Design and Fabrication of Low Phase Noise Frequency Synthesizer Using Dual Loop PLL 


Vol. 27,  No. 2, pp. 191-200, Feb.  2002


PDF
  Abstract

A frequency synthesizer that can be used in IMT-2000 was designed and fabricated using dual loop PLL(Phase Locked Loop) in this paper. For improving phase noise characteristic two loops, reference loop and main loop, were divided. Phase noise was improved by transformed clamp type voltage controled oscillator and optimizing loop bandwidth in reference loop. And voltage controlled oscillator was fabricated using coaxial resonator and eliminated frequency divider using SPD as phase detector and increased open loop gain in main loop. Fabricated the frequency synthesizer had 1.81GHz center frequency, 160MHz tuning range, 13.5dBm output power and -119.73dBc/Hz low phase noise characteristic.

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

K. Kim and H. Choi, "A Design and Fabrication of Low Phase Noise Frequency Synthesizer Using Dual Loop PLL," The Journal of Korean Institute of Communications and Information Sciences, vol. 27, no. 2, pp. 191-200, 2002. DOI: .

[ACM Style]

Kwang-Seon Kim and Hyun-Chul Choi. 2002. A Design and Fabrication of Low Phase Noise Frequency Synthesizer Using Dual Loop PLL. The Journal of Korean Institute of Communications and Information Sciences, 27, 2, (2002), 191-200. DOI: .

[KICS Style]

Kwang-Seon Kim and Hyun-Chul Choi, "A Design and Fabrication of Low Phase Noise Frequency Synthesizer Using Dual Loop PLL," The Journal of Korean Institute of Communications and Information Sciences, vol. 27, no. 2, pp. 191-200, 2. 2002.

Search
(IN TITLE, AUTHOR, ABSTRACT,KEYWORDS)

Advanced Search ▼

POPULAR KEYWORDS
(TOP 10 KEYWORDS)

Recent Publications
(LAST 3 YEARS)






pISSN : 1226 - 4717
eISSN : 2287 - 3880