VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC
Vol. 30, No. 5, pp. 371-381, May 2005
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
D. Lee and Y. Jeong, "VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC," The Journal of Korean Institute of Communications and Information Sciences, vol. 30, no. 5, pp. 371-381, 2005. DOI: .
[ACM Style]
Dae-joon Lee and Yong-jin Jeong. 2005. VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC. The Journal of Korean Institute of Communications and Information Sciences, 30, 5, (2005), 371-381. DOI: .
[KICS Style]
Dae-joon Lee and Yong-jin Jeong, "VLSI architecture design of CAVLC entropy encoder/decoder for H.264/AVC," The Journal of Korean Institute of Communications and Information Sciences, vol. 30, no. 5, pp. 371-381, 5. 2005.