An FPGA Implementation of High-Speed Adaptive Turbo Decoder
Vol. 32, No. 4, pp. 379-388, Apr. 2007
PDF Full-Text
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
M. H. Kim, J. Jung, J. T. Bae, S. S. Choi, I. K. Lee, "An FPGA Implementation of High-Speed Adaptive Turbo Decoder," The Journal of Korean Institute of Communications and Information Sciences, vol. 32, no. 4, pp. 379-388, 2007. DOI: .
[ACM Style]
Min Huyk Kim, Ji-Won Jung, Jong Tae Bae, Seok Soon Choi, and In Ki Lee. 2007. An FPGA Implementation of High-Speed Adaptive Turbo Decoder. The Journal of Korean Institute of Communications and Information Sciences, 32, 4, (2007), 379-388. DOI: .
[KICS Style]
Min Huyk Kim, Ji-Won Jung, Jong Tae Bae, Seok Soon Choi, In Ki Lee, "An FPGA Implementation of High-Speed Adaptive Turbo Decoder," The Journal of Korean Institute of Communications and Information Sciences, vol. 32, no. 4, pp. 379-388, 4. 2007.