Modulation Code for Removing Error Patterns on 4-Level NAND Flash Memory 


Vol. 35,  No. 12, pp. 965-970, Dec.  2010


PDF
  Abstract

In the NAND flash memory storing two bits per cell, data is discriminated among four levels of electrical charges. We refer to these four levels as E, P1, P2, and P3 from the low voltage. In the statistics, many errors occur when E and P3 are stored at the next cells. Therefore, we propose a coding scheme for avoiding E-P3 or P3-E data patterns. We investigate two modulation codes for 9/10 code (9 bit input and 5 symbol codeword) and 11/12 code (11 bit input and 6 symbol codeword).

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

D. Park, J. Lee, G. Yang, "Modulation Code for Removing Error Patterns on 4-Level NAND Flash Memory," The Journal of Korean Institute of Communications and Information Sciences, vol. 35, no. 12, pp. 965-970, 2010. DOI: .

[ACM Style]

Donghyuk Park, Jaejin Lee, and Giju Yang. 2010. Modulation Code for Removing Error Patterns on 4-Level NAND Flash Memory. The Journal of Korean Institute of Communications and Information Sciences, 35, 12, (2010), 965-970. DOI: .

[KICS Style]

Donghyuk Park, Jaejin Lee, Giju Yang, "Modulation Code for Removing Error Patterns on 4-Level NAND Flash Memory," The Journal of Korean Institute of Communications and Information Sciences, vol. 35, no. 12, pp. 965-970, 12. 2010.

Search
(IN TITLE, AUTHOR, ABSTRACT,KEYWORDS)

Advanced Search ▼

POPULAR KEYWORDS
(TOP 10 KEYWORDS)

Recent Publications
(LAST 3 YEARS)






pISSN : 1226 - 4717
eISSN : 2287 - 3880