High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme 


Vol. 36,  No. 3, pp. 175-182, Mar.  2011


PDF
  Abstract

This paper presents a novel eight-parallel 128/256-point mixed-radix multi-path delay commutator (MRMDC) FFT/IFFT processor for orthogonal frequency-division multiplexing (OFDM) systems. The proposed FFT architecture can provide a high throughput rate and low hardware complexity by using an eight-parallel data-path scheme, a modified mixed-radix multi-path delay commutator structure and an efficient scheduling scheme of complex multiplications. The efficient scheduling scheme can reduce the number of complex multipliers at the second stage from 88 to 40. The proposed FFT/IFFT processor has been designed and implemented with the 90nm CMOS technology. The proposed eight-parallel FFT/IFFT processor can provide a throughput rate of up to 27.5Gsample/s at 430㎒.

  Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.


  Cite this article

[IEEE Style]

E. J. Kim and M. H. Sunwoo, "High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme," The Journal of Korean Institute of Communications and Information Sciences, vol. 36, no. 3, pp. 175-182, 2011. DOI: .

[ACM Style]

Eun Ji Kim and Myung Hoon Sunwoo. 2011. High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme. The Journal of Korean Institute of Communications and Information Sciences, 36, 3, (2011), 175-182. DOI: .

[KICS Style]

Eun Ji Kim and Myung Hoon Sunwoo, "High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme," The Journal of Korean Institute of Communications and Information Sciences, vol. 36, no. 3, pp. 175-182, 3. 2011.