High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme
Vol. 36, No. 3, pp. 175-182, Mar. 2011
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
E. J. Kim and M. H. Sunwoo, "High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme," The Journal of Korean Institute of Communications and Information Sciences, vol. 36, no. 3, pp. 175-182, 2011. DOI: .
[ACM Style]
Eun Ji Kim and Myung Hoon Sunwoo. 2011. High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme. The Journal of Korean Institute of Communications and Information Sciences, 36, 3, (2011), 175-182. DOI: .
[KICS Style]
Eun Ji Kim and Myung Hoon Sunwoo, "High Speed 8-Parallel Fft/ifft Processor using Efficient Pipeline Architecture and Scheduling Scheme," The Journal of Korean Institute of Communications and Information Sciences, vol. 36, no. 3, pp. 175-182, 3. 2011.