Design of a Low-Power LDPC Decoder by Reducing Decoding Iterations
Vol. 32, No. 9, pp. 801-809, Sep. 2007
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
J. Lee, C. Park, S. Hwang, "Design of a Low-Power LDPC Decoder by Reducing Decoding Iterations," The Journal of Korean Institute of Communications and Information Sciences, vol. 32, no. 9, pp. 801-809, 2007. DOI: .
[ACM Style]
Jun-Ho Lee, Chang-Soo Park, and Sun-Young Hwang. 2007. Design of a Low-Power LDPC Decoder by Reducing Decoding Iterations. The Journal of Korean Institute of Communications and Information Sciences, 32, 9, (2007), 801-809. DOI: .
[KICS Style]
Jun-Ho Lee, Chang-Soo Park, Sun-Young Hwang, "Design of a Low-Power LDPC Decoder by Reducing Decoding Iterations," The Journal of Korean Institute of Communications and Information Sciences, vol. 32, no. 9, pp. 801-809, 9. 2007.