A Compatibility Verification Environment for HDL-modeled Microprocessors
Vol. 21, No. 2, pp. 409-416, Feb. 1996
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
|
Cite this article
[IEEE Style]
이문기, 김영완, 서광수, 손승일, "A Compatibility Verification Environment for HDL-modeled Microprocessors," The Journal of Korean Institute of Communications and Information Sciences, vol. 21, no. 2, pp. 409-416, 1996. DOI: .
[ACM Style]
이문기, 김영완, 서광수, and 손승일. 1996. A Compatibility Verification Environment for HDL-modeled Microprocessors. The Journal of Korean Institute of Communications and Information Sciences, 21, 2, (1996), 409-416. DOI: .
[KICS Style]
이문기, 김영완, 서광수, 손승일, "A Compatibility Verification Environment for HDL-modeled Microprocessors," The Journal of Korean Institute of Communications and Information Sciences, vol. 21, no. 2, pp. 409-416, 2. 1996.
pISSN : 1226 - 4717
eISSN : 2287 - 3880