Design of a 10Bit Comparison Register A/D Converter with 2Bit/Step and Threshold Configuring Comparator
Vol. 42, No. 9, pp. 1719-1725, Sep. 2017
10.7840/kics.2017.42.9.1719
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
S. Lee, H. Lee, K. Yoon, "Design of a 10Bit Comparison Register A/D Converter with 2Bit/Step and Threshold Configuring Comparator," The Journal of Korean Institute of Communications and Information Sciences, vol. 42, no. 9, pp. 1719-1725, 2017. DOI: 10.7840/kics.2017.42.9.1719.
[ACM Style]
Sang-Heon Lee, Ho-Yong Lee, and Kwang-Sub Yoon. 2017. Design of a 10Bit Comparison Register A/D Converter with 2Bit/Step and Threshold Configuring Comparator. The Journal of Korean Institute of Communications and Information Sciences, 42, 9, (2017), 1719-1725. DOI: 10.7840/kics.2017.42.9.1719.
[KICS Style]
Sang-Heon Lee, Ho-Yong Lee, Kwang-Sub Yoon, "Design of a 10Bit Comparison Register A/D Converter with 2Bit/Step and Threshold Configuring Comparator," The Journal of Korean Institute of Communications and Information Sciences, vol. 42, no. 9, pp. 1719-1725, 9. 2017. (https://doi.org/10.7840/kics.2017.42.9.1719)