A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet
Vol. 35, No. 2, pp. 197-209, Feb. 2010
Abstract
Statistics
Cumulative Counts from November, 2022
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
Multiple requests among the same browser session are counted as one view. If you mouse over a chart, the values of data points will be shown.
|
Cite this article
[IEEE Style]
C. Yang and K. Kim, "A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet," The Journal of Korean Institute of Communications and Information Sciences, vol. 35, no. 2, pp. 197-209, 2010. DOI: .
[ACM Style]
Choong-reol Yang and Kwangjoon Kim. 2010. A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet. The Journal of Korean Institute of Communications and Information Sciences, 35, 2, (2010), 197-209. DOI: .
[KICS Style]
Choong-reol Yang and Kwangjoon Kim, "A Design of the DFE based Receiver Equalizer for 40 Gb/s Backplane Ethernet," The Journal of Korean Institute of Communications and Information Sciences, vol. 35, no. 2, pp. 197-209, 2. 2010.